Recherche et sélection de publications
Interface en ou

Hardware-assisted memory tracing on new SoCs embedding FPGA fabrics

Letitia W. Li #1 #2, Guillaume Duc #1 #2, Renaud Pacalet #1 #2
#1 Laboratoire Traitement et Communication de l'Information [Paris] (LTCI)
  • Télécom ParisTech
  • CNRS : UMR5141
#2 Télécom ParisTech
  • Institut Mines-Télécom
References
Annual Computer Security Applications Conference - ACSAC 2015, Los Angeles, USA, December 2015,
Abstract

The FPGA world recently experienced significant changes with the introduction of new SoCs embedding high-end microprocessors and programmable logic on the same integrated circuit. The architecture of these SoCs can be exploited to offer an unprecedented level of monitoring of the memory accesses of running software components, a key element of safety and security analysis. This paper presents the hardware / software implementation of such a memory tracing tool on one of these SoCs. It also proposes example applications in the security field and two attacks - a pass-phrase retrieval and an access control bypass - to demonstrate the power of hardware-assisted memory tracing.

Keywords
Memory tracing, hardware security, System-on-Chip, SoC FPGA
Category
Paper in proceedings
Research Area(s)
Engineering Sciences/Electronics
Computer Science/Cryptography and Security
Computer Science/Embedded Systems
Identifier(s)
Bibliographic key LWL-GD-RP:ACSAC-2015
Export
Last update
on february 20, 2017 by Renaud Pacalet


Responsable du service
Dominique Asselineau dominique.asselineau@telecom-paristech.fr
Copyright © 1998-2017, Télécom ParisTech/Dominique Asselineau