Multi-level Latency Evaluation with an MDE Approach

Daniela Genius\textsuperscript{1}, Letitia W. Li\textsuperscript{2,3}, Ludovic Apvrille\textsuperscript{2}, Tullio Tanzi\textsuperscript{2}

\textsuperscript{1} Sorbonne Universités, UPMC Paris 06, LIPI6, CNRS UMR 7606, Paris, France
\textsuperscript{2} LTCI, Télécom ParisTech, Université Paris-Saclay, 75013, Paris, France
\textsuperscript{3} Institut VEDECOM, 77 Rue des Chantiers, 78000 Versailles, France
daniela.genius@lip6.fr, \{first_name.last_name\}@telecom-paristech.fr

Keywords: Embedded Systems, System-level Design, Simulation, Virtual Prototyping, Latency

Abstract: Designing embedded systems includes two main phases: (i) HW/SW Partitioning performed from high-level functional and architecture models, and (ii) Software Design performed with significantly more detailed models. Partitioning decisions are made according to performance assumptions that should be validated on the more refined software models. In this paper, we focus on one such metric: latencies between operations. We show how they can be modeled at different abstraction levels (partitioning, SW design) and how they can help determine accuracy of the computational complexity estimates made during HW/SW Partitioning.

1 Introduction

Applications modeled at high levels of abstraction contain a very indeterminate notion of latency. This is typically the case for applications modeled in the scope of system-level hardware/software partitioning. When applications are mapped onto virtual or existing hardware, in particular onto multi-processor systems-on-chip (MP-SoC), latencies become a function of multiple precise factors: cache effects, memory latencies, bus or network on chip transfers, synchronization latency between processors.

TTool (Apvrille, 2008) supports both Partitioning and System Design, and considers that partitioning decisions may need to be changed due to additional information from verifications performed during the System Design phase. Recent work studied how to feed back information such as cycles per instruction and cache miss rate, but did not yet include latency between operators nor a definition of a refinement relation between abstraction levels (Genius et al., 2017).

We explain how latencies of these modeling levels relate to one another, and how results can be back-traced to models at higher abstraction levels e.g. from software to partitioning models. We can thus generate hardware/software platform from models that can be simulated at very low level. Our method is suited to MP-SoCs with many processors and complex interconnections e.g. network on chip. Latency precision increases as cycle and bit accurate levels take into account application, hardware and operating system.

Section 2 presents the related work. Section 3 focuses on our method. Section 4 explains the notion of latency on different abstraction levels within an MDE approach. Section 5 details the rover case study and shows how latencies can be determined at different levels. Section 6 concludes the paper.

2 Latencies in Related Work

A number of system-level design tools exist, offering a variety of verification and simulation capabilities at different levels of abstraction.

Sesame (Erbas et al., 2006) proposes modeling and simulation features for MP-SoC at several abstraction levels. Semantics vary according to the level of abstraction, ranging from Kahn process networks (Kahn, 1974) to data flow for model refinement, and discrete events for simulation. Sesame is however limited to the allocation of processing resources. It models neither memory mapping, nor the choice of the communication architecture, and is thus less precise than tools including these aspects.

The same research team proposes the Daedalus (Thompson et al., 2007) design flow, which allows to evaluate latencies at a register transfer level. Daedalus is however targeted towards automated synthesis of multimedia streaming applications on MP-SoC, which are somewhat more predictable than typical embedded applications that interact with the environment in many ways.
SATURN (Mueller et al., 2011) uses Artisan Studio (Atego, 2017) for SysML editing and performs a co-simulation using the QEMU software emulator. It can also configure an FPGA. However, simulations under SystemC are performed only at the quite high TLM-2.0 abstraction level (OSCI, 2008) which makes latency measurements less precise.

The Architecture Analysis & Design Language AADL allows the use of formal methods for safety-critical real-time systems, with a focus on latency and safety, properties which are also important in the context we explore. Similar to our environment, a processor model in AADL can have different underlying implementations and its characteristics can easily be changed at the modeling stage (Feiler and Gluch, 2012).

MARTe (Vidal et al., 2009) shares many commonalities with our overall approach; however, it lacks separation between control and message exchange. More recent work (Taha et al., 2010) contains hardware platform generation and support simulation using Simics, a full-system simulator; originally purely functional, it now permits cycle-accurate simulation. A binary of the software is loaded onto the platform, and runs under an operating system.

The work shown in (Lee et al., 2008) uses a UML/MARTE model to express AADL flow latencies and takes into account worst case latencies and jitter. This work is more (but not exclusively) focused on the periodic case and does not contain a virtual prototyping phase.

MDGen from Sodius (Sodius Corporation, 2009) generates SystemC code from SysML models. It adds timing and hardware specific artifacts such as clock/reset lines to Rhapsody models and generates synthesizable, cycle-accurate implementations. In these aspects, it is very similar to our tool, which generates a cycle and bit accurate simulation platform; MDGen however does not fully address correctness by construction aspects.

The B method and more recently Event-B (Abrial, 2010) model systems at different abstraction levels and mathematically prove consistency between refinement levels. Based on set theory and the B language, it is well established in large-scale public/private projects (urban transports etc.) but much less widespread in industry than UML/SyML based approaches.

3 Methodology Overview

Our methodology for the design of embedded systems involves design at four levels of abstraction where different latency measurements (see Figure 1). The partitioning level features two sub-levels.

1. The purely functional level relies on logical time, where latency is based on the logical time between functional operators describing the behavior of tasks. These operators can describe non deterministic behavior, and model in an abstract way the complexity of computations.

2. The system-level mapping level gives a physical time to complexity operations, thus giving a physical time to latencies. However, the high level abstract hardware components of our approach make these latencies imprecise: the values we obtained – which might be used as a partitioning decision – are meant to be confirmed during the next levels.

The software level also includes two sub-levels.

1. At the software design level, software is modeled with blocks and state machine diagrams. The transitions between states can be annotated with minimum and maximum physical time functions (after, computeFor). Latency estimates between states/transitions are obtained by interactive simulation, without any hardware model.

2. The deployment level allows a designer to map software blocks onto hardware elements (CPU, memory, etc.). A cycle and bit accurate SystemC-based simulation is then used to obtain a cycle-precise measurement of latencies. Latencies obtained there can be used to correct decisions (e.g. partitioning decisions) taken at the higher level (e.g., at system-level mapping).

4 Latencies in MDE

In this section, we formally define latencies with regards to their abstraction levels.

4.1 Latencies

We assume a model $M = (T, Comm)$, which contains a set of execution elements (Tasks) and communications between tasks. $T$ can be defined as $T = (Op, n)$ with $Op$ being a set of operators - control, communication, complexity - and $n$ a next function $n: op \rightarrow \{op\}$ returning all the subsequent operators of a given operator. A complexity operator is an $op$ that abstracts a computation into either a number of operations to be executed or a physical time. Also, an operator $op$ that belongs to a task $t$ of a model $M$ is denoted $op^M_t$. An execution environment is denoted as $E = (M, H, m, c_t)$ where $M$ is a model, $H$
4.1.1 Computing Latencies

Occurrences $O$ of an operator $op_1$ of an execution of $t \in T$ are expressed as the set of all times $x$ of $op_1$: $O(op_1) = \{x_{op_1}, x_{op_1}, ..., \}$. We can thus determine for a given $E$ the set of all latencies $l^E_{op_1, op_2}$ between $op_1$ and $op_2$, where for each $x_{op_1} \in O(op_1)$, we find the first occurrence of $op_1$ after each occurrence of $op_2$, calculated as the minimum of all $x_{op_2} \in O(op_2)$ where $x_{op_2} > x_{op_1}$. Then, we can define the min latency as:

$$l^E_{min,op_1,op_2} = \min(l^E_{op_1,op_2}).$$

Similarly, the max and mean can be defined.

4.1.2 Correspondence Between Latencies

Our objective is to be able to relate latencies of models at different abstraction levels so as to confirm decisions taken at the highest abstraction level. To relate latencies, we first need to relate operators of different abstraction levels. We thus define a correspondence relation between operators of two abstraction levels $u$ (for upper) and $l$ (for lower). $C(op)$ is therefore defined as:

$$\forall op_{M_l}, \text{ noted } op_u, C(op) = \begin{cases} \{op_u\} & \text{if } op_{M_u} \text{ have a non empty correspondence in } M_u. \\ \emptyset & \text{otherwise} \end{cases}$$

We can thus relate latencies when $op_{l,1}$ and $op_{l,2}$ of $M_l$ have both a non empty correspondence in $M_u$. Figure 2 explains how latencies and models relate across different abstraction levels. Since the goal is to relate operators of functions and blocks, we do not need $R$ to be a refinement relation between the execution environments $E_u$ and $E_l$. Therefore, the engineer is in charge of ensuring that hardware nodes have been correctly refined, and mapping relations adapted to the refined model.

$R$ can be defined as follows. Tasks can be split in subtasks. Complexity operators can be replaced by a sub-behavior. Communications between tasks may be added in order for subtasks to exchange information, but communication operators can only be added in sub-behaviors replacing complexity operators. More formally, if $M_u = (T_u, Comm_u)$ with $\forall t \in T_u, t = (Op_u, n_u)$, then $t$ can be refined by $R$:

1. $t_u$ can be replaced by $k$ tasks $t_{1,1}, t_{1,2}, ..., t_{k,1}$ with $k > 0$ and $Op_{tu} \in \cup Op_{t, u}$ i.e. the operators of $t_u$ are split among the $k$ tasks if $k > 1$, then additional communications and controls may be introduced between operators of the original tasks, thus provoking an update of next functions $n_{i}$ in the lower levels.

2. Each complexity operator can be replaced by a sub-behavior:

$$OP_{tu} = (O_{u.ctrl}, O_{u.comm}, O_{u.complexity}, O_{u.sub}).$$

A sub-behavior $Sub = (Op, n, n_{t})$ can be seen as a sub-activity of the main task that suspends the main task when it is triggered, and that has a next operator $n_{t}$ that resumes the task to the corresponding next operator in the main task. Therefore, the $n$ function of a sub activity must reference only operators of this sub activity.

Let us now apply the latency concepts to our abstractions levels: partitioning, and software design.

4.2 Partitioning

The HW/SW Partitioning phase of embedded system design models the abstract, high-level functionality.
and architecture of a system (Knorreck et al., 2013). It follows the Y-chart approach, first modeling the abstract functional tasks, candidate architectures, and then finally mapping tasks onto the hardware components (Kienhuis et al., 2002). The application is modeled as a set of communicating tasks on the Component Design Diagram (an extension of the SysML Block Instance Diagram). Task behavior is modeled using control, communication, and computation operators.

A Partitioning P is defined as a set of models \( P = (FM, AM, MM) \), with \( FM \) a Functional Model, \( AM \) an Architecture Model, and \( MM \) a Mapping Model.

### 4.2.1 Functional Level

A Functional Model is defined as \( FM = (T, Comm) \) when \( T \) is a set of Tasks, and \( Comm \) is a set of Communications between tasks. A Task \( t \) is defined as \( t = (Attr, B) \) with \( Attr \) a set of Attributes, and \( B \) a behavior.

The Behavior \( B = (Ctrl, CommOp, CompOp) \) consists of Control Operators \( Ctrl \) – such as loops, choices, etc. – Communication Operators \( CommOp \) – channel read/write, events send/receive – , and Complexity operations \( CompOp \), who model the complexity of algorithms through the description of a min/max interval of integer/float/custom operations on an execution hardware (CPU, hardware accelerator, FPGA, etc.), see the top left part of Figure 3.

At this abstraction level, latency is defined as the logical time between complexity operators as shown in Figure 1.

### 4.2.2 Mapping Level

Mapping involves allocating tasks onto the architectural model. A task mapped to a processor will be implemented in software, while a task mapped to a hardware accelerator will be implemented in hardware.

The architectural model is a graph of execution nodes (CPUs, Hardware Accelerators), communication nodes (Buses and Bridges), and storage nodes (Memories). Hardware components are highly abstracted: a CPU is defined as a set of parameters such as an average cache-miss ratio, go idle time, context switch penalty, etc. An Architecture Model

\[
AM = (CommNode, StoreNode, ExecNode, link)
\]

is built upon abstract Hardware Components: Communication Nodes \( CommNode \), Storage Nodes \( StoreNode \), Execution Nodes \( ExecNode \), and architectural links between Communication Nodes and any other node \( link \). \( ExecNode \) defines a conversion from Complexities to Cycles, and a speed converting Cycles to seconds. Similarly, \( CommNode \) and \( StoreNode \) give a physical time to logical transactions. The mapping therefore specifies a physical time for latencies defined at functional level, as shown by the top right part of Figure 3.

We can determine latencies in physical time in two different ways.

1. A Formal Verification \( FV : P \rightarrow RG \) is a function that takes as argument a Partitioning \( P \) and outputs a Reachability Graph \( RG \). \( RG \) contains all possible Execution Traces \( ET \). The analysis of \( RG \) makes it possible to obtain minimum and maximum latency values i.e. \( l_{\min}^p \) and \( l_{\max}^p \).

2. Less formally, a simulation of \( P \) generates one single Execution Trace, in which we can measure the minimum, maximum, and average latencies between any given two operators during that single execution trace: \( l_{\min}, l_{\max} \) and \( l_{\text{mean}} \).

### 4.3 Software Design

A software design consists of both a software model, and a experimentation of this software running on a (virtual) prototype.

#### 4.3.1 Software Model

A Software Design model can be considered a refinement of a Partitioning model, where only software-implemented tasks are modeled with their detailed implementation, thus realizing the \( \mathcal{R} \) relation: some tasks of \( P \) might be split while extra communications related to split tasks can be added. Figure 3 shows the relation of Behavior Models between Partitioning and Software Design models.

The Software Model \( S = (T, I) \) can also be defined as a set of Tasks \( t \) and Interactions \( i \) between tasks. Regarding the behavior of tasks, while Partitioning models express algorithms as an abstract complexity operation and communications in terms of their
Before mapping

\[ \text{channel}(\text{size}) \]

After mapping

\[ \text{channel} \text{ latency} \]

\[ \text{Algorithm Complexity} \]

\[ \text{Algorithm Complexity} \]

\[ \text{Event} \]

\[ \text{Event} \]

\[ \text{channel}(\text{size}) \text{ latency} \]

\[ \text{Algorithm Complexity} \]

\[ \text{Algorithm Complexity} \]

\[ \text{Event} \]

\[ \text{Event} \]

Software Design

Partitioning

Before mapping

\[ \text{channel}(\text{size}) \]

After mapping

\[ \text{channel} \text{ latency} \]

\[ \text{Algorithm Complexity} \]

\[ \text{Algorithm Complexity} \]

\[ \text{Event} \]

\[ \text{Event} \]

\[ \text{channel}(\text{size}) \text{ latency} \]

\[ \text{Algorithm Complexity} \]

\[ \text{Algorithm Complexity} \]

\[ \text{Event} \]

\[ \text{Event} \]

Figure 3: Relation between latencies in Partitioning and Software Design Models

size only, Software Design models describe the implementation of algorithms with a sub-behavior description using attributes, and interactions (based on signals exchanges) contain exchanged values stored in attributes of blocks. Thus, the set of attributes of software tasks is likely to be enriched both with regards to the partitioning model for algorithms details and communication details.

Furthermore, the complexity operators in Partitioning, expressed as a function of execution cycles, are translated into either a time function \( TF() \) or sub-behavior \( subB \). More formally, the transformation relation of partitioning behavior to software design behavior can be expressed as:

\[ B_P = (Ctrl, Comm, Comp) \rightarrow \]

\[ B_S = (Ctrl', Comm', TF, subB) \]

thus following the approach explained in section 4.1.2. For those tasks present in both Partitioning and Software Design models, while their behaviors appear different, their overall functionality should be the same; traces of their execution flow should involve the same sequence of operations and complexities/times. If the complexities are accurate and the model correctly translated, measured latencies between corresponding elements should remain the same.

Concerning latencies pertaining to communications, we restrict our analysis to those that remain unchanged between levels. If significant discrepancies occur, then there is an error in one of the models. The computation complexities for certain algorithms may have not been well estimated. Also, there could be an inaccurate modeling of the architecture, with a CPI (cycles per instruction) parameter not correctly set.

The formalizations introduced before provide a correspondence function \( C \) which takes as input an operator of a Software Design (lower level) and outputs an operator of the upper level (e.g., partitioning): it can thus be used to relate latencies between software design and partitioning models.

To find each corresponding Partitioning operator \( op_P \) for a Software Design operator \( op_{SD} \), we must first determine if \( op_{SD} \) was part of the \( subB \) added during the refinement of a complexity operator. If so, we conclude there is no corresponding operator \( op_P \). If not, and the communication exists in both Software Design and Partitioning, then we find the partitioning operator that was translated into \( op_{SD} \) during the refinement process.

The software model can be functionally simulated, taking into account temporal operators but completely ignoring hardware, operating systems and middleware. This simulation aims to identify logical modeling bugs, and estimate latencies, but the real computation of latencies (min, max, mean) is expected to be performed with the Software Prototyping execution model.

### 4.3.2 Software Prototyping

In order to prototype the software components with the other elements of the destination platform (hardware components, operating system), we use a so-called Deployment Diagram in which tasks are mapped to a model of the target system. Then, a model transformation generates the software elements (tasks, main program) and the hardware elements are built from the deployment information e.g. top cells of the hardware components in SoCLib (SoCLib consortium, 2003). The latter is an open library of multiprocessor-on-chip components based on the shared memory paradigm, consisting of SystemC models of hardware modules and an operating system. Precise cycle and bit accurate models for the hardware allow to measure the latency in terms of simulation cycles.

In order to evaluate latencies when the system is running, we proceed by intercepting the traffic on the interface between interconnect and memory bank, which has minimal impact on performance as it does not increase the code size. The trace thus obtained can then be analyzed to obtain latency values.

### 5 Case Study

Autonomous vehicles and other robots have been proposed for disaster relief efforts. Our case study
describes the design of a rover, a small autonomous vehicle which will search through rubble for disaster victims. The rover is equipped with telemetric sensors, located in the front, rear, top, and sides. These sensors allow the rover to detect obstacles and navigate the terrain autonomously (Tanzi et al., 2016). The rover adjusts its acquisition behavior based on the situation. When it detects no obstacles in proximity, the rover decreases its sampling rate, assuming that no obstacles will suddenly appear in its path. When an obstacle is detected in close proximity, or within its “safety bubble”, the rover adapts its behavior and increases its rate of acquisition. When the rover has detected obstacles in very close proximity, exact distances to obstacles become more critical.

Precise distance calculations depend not only on the telemetric sensor measurements, but also on ambient conditions. Therefore, to obtain an exact measurement, temperature and pressure sensors can be activated. The rover must be able to respond to obstacles within a set time frame – i.e., a maximal latency – to avoid collisions. The ultrasonic sensor’s sampling rate depends on the proximity of the obstacle.

5.1 Functional and Partitioning Levels

We begin by modeling at the partitioning level using TTool’s DIPLODOCUS environment. The rover consists of a main controller which receives data from a distance sensor and temperature sensor, which it uses to determine motor commands sent to the motor control, as shown in Figure 4. The main controller behavior and sampling rate of the distance sensor depends on the proximity of an obstacle (far away, intermediate, close).

For simplicity, we map all tasks on one processor and all data transfer on one bus and one memory. The mapping of tasks for our case study should ensure that the maximum latency between the detection, decision and the resulting actions occurs within a required time frame. Latency checkpoints, represented by small blue flags, are inserted at important points in each component’s activity, such as on channel data transfers which relay the sensor data to the main controller and command transfers controlling the motor (Figure 4).

- Temperature sensor data (written by TemperatureSensor, read by MainControl)
- Distance sensor data (UltrasonicData written by DistanceSensor, read by MainControl on three different paths
- Motor command (written by MainControl on three different paths, read by MotorControl)

We moreover evaluate the latency between reception of a signal of the DistanceSensor and a reaction via motorCommand. We assume the rover moves at 6 km/h, thus covering a distance of 100 meters per minute. To determine the maximum latency between two checkpoints, we use the interactive simulation of TTool. Minimal, maximal and average latencies as well as the standard deviations are determined for the paths that were taken (left part of Table 1).

5.2 Software Design

5.2.1 Software Model

Figure 5 shows the tasks of the rover modeled using TTool’s Software/System Design environment, AVATAR. There are four blocks corresponding to the four tasks already present in the functional model in Figure 4. Figure 6 shows part of the state machine diagrams of MainControl, leaving out the states...
which compute the change of the sampling rate and the motor control instructions. The two sensors with their latency checkpoints and the data transmitted as well as MotorControl closely resemble their higher-level modeling counterparts. As a refinement on distance detection, we model left, front and right distances separately. MotorControl is essentially unchanged, while temperature measurement simplifies the stop and start events with a single control signal.

While the data transmitted through the channels is more precise than in the partitioning model – for example, motorCommand now consists of two integers leftCommand, rightCommand, whereas ultrasonicData has three parameters (distanceLeft, distanceFront, distanceRight, motorCommand) has two (leftVelocity, rightVelocity). On the other hand, the main control automaton is simplified; branches can be taken depending on the data received. Only five signals are required, regrouped into three channels: from the viewpoint of mainControl, two each for reception and control of data from the distance and temperature sensors, and a last one for motorCommand.

5.2.2 Latency Evaluation

The right hand side of Table 1 shows the results we obtained by performing an interactive simulation on the software model (i.e. without any target platform), examining as before the sensor data and motor control channels as well as the latency between reception of sensor data and sending of motor commands to determine if the reaction time is adequate. Again, the data stemming from the DistanceSensor has a higher latency and the differences between ultrasonicData and tempData are even more important. The maximum reaction time (last row) is higher, yet the rover controller reacts on time to obstacles at least 3 cm away.

5.2.3 Software Prototyping

From the Rover Deployment Diagram (see Figure 7), we generate the prototyping environment based on SystemC top cells. In Figure 7, all tasks are mapped onto one memory bank, and the three signals are mapped onto one processor, and the three signals are mapped onto one memory bank. For our experiments, we use an instruction set simulator of a PowerPC 405 running at a frequency of 800 MHz. The rightmost column of Table 1 shows the results we obtain under SoCLib.

Latency variations on the prototype are much less significant than those derived by interactive simulation. In particular, the cost of a transfer of ultrasonic data was overestimated in the Partitioning and Software Models. On a MPSoC, using burst transfers, the cost of transmitting several values is thus mostly overshadowed by the cost of the protocol.

5.3 Feedback of Latency Results

Latency requirements on channels are annotated by the designer in the TTool diagrams. There are two kinds of problems that can be detected after simulation on the prototype and marked in the diagram: if the simulation result at the current level does not meet the requirement, or if it deviates more than a percentage fixed beforehand, we mark the label in red.

Figure 8 shows the latency for a motorCommand issued by MainControl and received by MotorControl. The boxes on the left denote that the signal arrives from another block. We detect a deviation of the latency for motorCommand on the software design level. Thus we can correct the assumptions on the partitioning.
6 Discussion and Future Work

This paper formalizes latency modelling and latency measurements at different abstraction levels in an MDE design flow. The principal contribution is the establishment of a formal connection between the latencies on the higher and lower levels of abstraction followed by a validation by simulation of the software part on a cycle-accurate model of a MP-SoC. Our work makes it possible to detect incoherencies in the models, backtrack results to the higher levels and indicate when latency requirements are not met or diverge too strongly across different levels.

Our toolchain relies entirely on free software; many others, also cycle-accurate, use commercial SysML editors or simulation tools (Taha et al., 2010; Mueller et al., 2011; Sodius Corporation, 2009).

The complete backtracing phase, also containing information on cache miss rate, cycles per instruction, etc., obtained at the lower levels, will be fully automated in the future, a step towards a complete multi-level Design Space Exploration environment.

REFERENCES


