Recherche et sélection de publications
Interface en ou

Optimum NMOS/PMOS Imbalance for Energy Efficient Digital Circuits

Francisco Veirano, Fernando Silveira, Lirida A. B. Naviner
References
IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, May 2018,
Abstract
Keywords
Category
Paper in proceedings
Research Area(s)
Engineering Sciences/Microelectronics
Engineering Sciences/Electronics
Identifier(s)
Bibliographic key FV:ISCAS-18
Export
Last update
on june 25, 2018 by Lirida Alves De Barros Naviner


Responsable du service
Dominique Asselineau dominique.asselineau@telecom-paristech.fr
Copyright © 1998-2017, Télécom ParisTech/Dominique Asselineau